A real time implementation on FPGA of a clutter map CFAR detector

dc.contributor.authorMansouri, Houria
dc.contributor.authorHamadouche, M'Hamed
dc.contributor.authorYoucef Ettoumi, Fatiha
dc.date.accessioned2015-06-11T13:56:27Z
dc.date.available2015-06-11T13:56:27Z
dc.date.issued2011
dc.identifier.citationInternational Radar Symposium, IRS 2011 - Proceedings 2011, Article number 6042119, Pages 207-211en_US
dc.identifier.isbn978-392753528-2
dc.identifier.urihttps://dspace.univ-boumerdes.dz123456789/1686
dc.relation.ispartofseriesInternational Radar Symposium, IRS 2011; Leipzig; Germany; 7 September 2011 through 9 September 2011; Category numberCFP11RAS-ART; Code 87178
dc.subjectCFAR detectoren_US
dc.subjectPerformance analysisen_US
dc.subjectRadar targeten_US
dc.subjectReal-time implementationsen_US
dc.subjectWhite Gaussian Noiseen_US
dc.subjectGaussian noise (electronic)en_US
dc.subjectRadaren_US
dc.subjectSignal detectionen_US
dc.titleA real time implementation on FPGA of a clutter map CFAR detectoren_US
dc.typeArticleen_US

Files

Original bundle

Now showing 1 - 1 of 1
No Thumbnail Available
Name:
A real time implementation on FPGA of a clutter map CFAR detector.pdf
Size:
3.97 KB
Format:
Adobe Portable Document Format

License bundle

Now showing 1 - 1 of 1
No Thumbnail Available
Name:
license.txt
Size:
1.71 KB
Format:
Item-specific license agreed upon to submission
Description: