Communications Internationales

Permanent URI for this collectionhttps://dspace.univ-boumerdes.dz/handle/123456789/11

Browse

Subject: search.filters.subject.FPGA

Search Results

Now showing 1 - 7 of 7
  • No Thumbnail Available
    Item
    FPGA-based DTC method for three level inverter-fed induction motor speed
    (IEEE, 2017) Douib, Lyamine; Douib, Lyamine; Bencheikh, Fares; Metidji, B.; Kheldoun, Aissa
    The paper presents the natural extension DTC principle of three level diode clamped voltage inverter fed induction motor. This technique is based on a simple algorithm using look-up table for a three-level inverter established from a standard two-level inverter. The control algorithm is implemented using Field Programmable Gate Arrays (FPGA) with VHDL coding
  • No Thumbnail Available
    Item
    Hardware Design and FPGA Implementation for Road Plane Extraction Based on V-disparity Approach
    (2015) Benacer, Imad; Hamissi, Aicha; Khouas, Abdelhakim
    Accurate and real-time free space and obstacles detection is a task of great interest to the navigation of mobile robots, and the integration to existing vehicle's safety systems. This paper presents a novel approach for road plane extraction, free space and obstacles discrimination using stereovision. The estimated road profile from V-disparity images allows robust extraction of the road features from pixels classification of the disparity map. The proposed hardware architecture combines parallel processing with dedicated and optimized modules to reduce logic resource utilization, and accelerate processing time. This architecture is implemented on Cyclone IV E FPGA based prototyping board, and tested using real stereoscopic images of different environments. Experimental results demonstrate the efficiency and accuracy of the proposed method. The implemented system can treat up to 490 and 122 frames/s for stereoscopic images of 320×240 and 640×480 pixels respectively
  • No Thumbnail Available
    Item
    FPGA-Based Car-Like robot path follower with obstacle avoidance
    (IEEE, 2020) Moulay, Aicha; Laoufi, Fatima; Benslimane, Tarak; Abdelkhalek, Othmane
    This project is about the design and implementation of an System on Programmable Chip (SoPC) based automated path following with obstacle avoidance using infrared sensors and ultrasonic sensor.The Line follower robot is a mobile machine that can detect and follow the line drawn on the floor using infrared sensors which are installed under the robot. The path is predefined as a black line on a white surface with a high contrasted color.This robot is provided with ultrasonic sensor to avoid an obstacle either from the right or the and it will stop if an obstacle is detected on the path or if the path is ended.The digital controller is designed and implemented using both the integrated circuits and the Field Programmable Gate Array (FPGA)
  • No Thumbnail Available
    Item
    Finding the best FPGA implementation of the DES algorithm to secure smart cards
    (IEEE, 2015) Dichou, Karima; Tourtchine, Victor; Rahmoune, Faycal
  • No Thumbnail Available
    Item
    FPGA implementation of the V-disparity based obstacles detection approach
    (IEEE, 2013) Irki, Zohir; Bendaoudi, Hamza; Devy, Michel; Khouas, Abdelhakim
    In this paper we present an implementation of the whole V-disparity obstacles detection approach on an FPGA component. This approach is based on the use of stereoscopic images for the construction of an image called the V-disparity image from which obstacles can be easily extracted using a particular Hough transform. FPGA represents a good alternative for the use of the approach on an embedded system. The implementation of the approach on an FPGA component requires parallelizing all its steps which are the stereoscopic matching, the V-disparity image construction and obstacles extraction using a unidirectional Hough transform. These steps have been described with VHDL language using the ISE 9.2 software. Finally, the entire approach has been implemented on a Virtex-II type XC2V1000 FG456-4 placed on an RC200 board
  • No Thumbnail Available
    Item
    Sigmoid function approximation for ANN implementation in FPGA devices
    (2010) Khodja, Djalal Eddine; Kheldoun, Aissa; Refoufi, L.
    The objective of this work is the implementation of Artificial Neural Network on a FPGA board. This implementation aim is to contribute in the hardware integration solutions in the areas such as monitoring, diagnosis, maintenance and control of power system as well as industrial processes. Since the Simulink library provided by Xilinx, has all the blocks that are necessary for the design of Artificial Neural Networks except a few functions such as sigmoid function. In this work, an approximation of the sigmoid function in polynomial form has been proposed. Then, the sigmoid function approximation has been implemented on FPGA using the Xilinx library. Tests results are satisfactory
  • No Thumbnail Available
    Item